The strongly emerging class, Coarse-Grained Re- 
II. Methodology
The reconfiguration system of DSP processor architecture can be implemented using software and hardware techniques. Reconfigurable architecture has two types as coarse grained (CGRA) and fine grained (FGRA).CGRA works with byte wise input and FGRA works with bitwise input. Both are having their own advantages and disadvantages. Here we are considering CGRA which has reconfigurable fabric (RF) along with control unit and input and output unit.
The RF has the set of processing elements(PE). They are arranged with mesh type of topology. Here PEs are the homogeneous type. It accepts n-bit stream of inputs and n-bit stream of outputs. PEs can be arranged in other type of arrangements also like bus, crossbar. The main task is to schedule given task and distribute it among all PE to perform. During instruction scheduling, a record is maintained to keep track of which resources are used in each time slot. Considering that the scheduler for a CGRA must perform placement of operations, routing information should be recorded by the scheduler. This routing information can be included in the table because PEs is used both for computation and routing. Management of the interconnect network is not essential as all of the connections are dedicated point-to-point connections, meaning that no congestion can occur in the network. So that parallelism can be achieved and scaling with various applications.
U)

Fig.1. Block diagram of Reconfigurable Processor
In this approach task has been divided and feed into 2*8 arrangement of PEs to achieve parallism. For observing results of this arrangement various applications like image processing having edge detection technique with sobel operator is performed.
III. Implementation of PE
The processing element is the heart of RF unit. They are designed like a RISC. It perform the task for particular application send by control unit.PE is designed like RISC processor to perform certain task like ALU. It is RF unit performing set of functions ask to perform..This PE is taking 8 bit input and 8 bit output, PE is 8 bit. The designing is optimized in such a way that input-output stream can be change into 16 bit,32 bit,64 bit and so on .But it will change processing time and speed of operation. As bit size increases, processing time, speed also increases. Each PE contain input(bit stream),output(bit stream),clock, enable and operation to perform.PE has 2k RAM memory to store bit for small task and task is perform parallel to optimize time and speed. The RTL View of PE is given as follows which define the input and output stream with enable, clock also. The RTL View of PE is given as follows which define the input and output stream with enable, clock also. The RTL View of PE is given as follows which define the input and output stream with enable, clock also. Depending on the requirement of PEs as per task, scale-in and scale-out of unit decision taken by control node. With the help of this control unit, various applications can be run simultaneously, so with this reconfiguration is also achieved.
IV. Implementation of Reconfigurable Fabric
Interconnect topologies
It has been introduced various types of interconnect topologies. For most of the time, communication between processors (and their caches) with memory have been over a standard, shared-bus interconnect. The problem with this approach is that there will be significant contention on the interconnect because only one processor can be using the interconnect at any given time. The motivation for exploring other interconnect topologies is to allow for the possibility of optimizing various aspects of its design -for example, one may choose to optimize the latency or scalability of an interconnect system, or the actual cost of its real-world implementation might be worth optimizing instead.
A. Crossbar type
One type of interconnect topology is called a crossbar as shown in Fig 4(a) . A crossbar has every node of the network connected to every other node. Because any node can send simultaneous messages to every other node in the system without conflicts, this network topology is non blocking. Furthermore, the direct connections allow for O(1) latency -each switch in the network directly connects the source node of a message to its destination node, so the message only has to traverse one "hop" in the network in order to be delivered. Crossbars also generally provide high bandwidth.
V. Operation
It has 3 bit operation mode (B 2 B 1 B 0 ) to perform depending upon the values of bits from MSB (B2) -LSB (B0). For selection of controller C1 and C2, B2 (MSB) is selected .It means value of MSB decides which controller is selected. If the value of B2 is 0, controller C1 is selected and if B2 is 1, Controller C1 and C2 are selected. C1 has 2 PEU. each and PEU has 2 PES, similar with C2 also. So if C1 selected, it will select 2PEU with 4 PEs. If C1 and C2 are selected, it will select 4 PEU with 8 PEs. If B1 bit is selected and bit is 0, C2 is selected which select PEU0 (2 PEs).If B1 is 1,C2 is selected which select PEU0 and PEU 1 (4 PEs). For third bit (B0), it will select controller C1. If B0 is 0, C1 is selected with PEU0 (2 PEs) and if B0 is 1, it will select PEU0, PEU1 (4 PEs). 
The following table give the core distribution for the input bit as explained in operation. As there are four cores, the allotted task is scheduled and distributed to the respective core and that will be get executed. For selection of one core delay is more and if four cores are selected delay automatically get reduced. 
VI. Results
The design is implemented and evaluate for cryptography application with hashing technique using xoring method. Processing is done for various bit streams sizes like 16bits, 32bits, 64bits,. The architecture is designed and implemented on Xilinx 13.4.To evaluate and observe the performance of architectreal desing it is dumped in various FPGA. Various parameters are considered for evaluations are time, area, power, speed and throughput.
Hashing function
A cryptographic hash function is a hash function which is considered practically impossible to invert, that is, to recreate the input data from its hash value alone. The input data is often called the message, and the hash value is often called the message digest or simply the digest. The ideal cryptographic hash function has four main properties as it is easy to compute the hash value for any given message, it is infeasible to generate a message from its hash also it is infeasible to modify a message without changing the hash.
Hashing is the transformation of a string of characters into a usually shorter fixed-length value or key that represents the original string. Hashing is used to index and retrieve items in a database because it is faster to find the item using the shorter hashed key than to find it using the original value. It is also used in many encryption algorithms. A database search mechanism would first have to start looking character-by-character across the name for matches until it found the match (or ruled the other entries out). But if each of the names were hashed, it might be possible (depending on the number of names in the database) to generate a unique fourdigit key for each name.
The hash function is used to index the original value or key and then used later each time the data associated with the value or key is to be retrieved. Thus, hashing is always a one-way operation. There's no need to "reverse engineer" the hash function by analyzing the hashed values. In fact, the ideal hash function can't be derived by such analysis. A good hash function also should not produce the same hash value from two different inputs. If it does, this is known as a collision. A hash function that offers an extremely low risk of collision may be considered acceptable. Following Fig 5 shows the delay calculation for the proposed architecture .Here number of cores used like core one to core four. This implementation is done for hashing techniques using xoring method.
Cryptographic Application used hashing Techniques i.e. one way encryption technique by using XORing method implementation is done with the cross bar for the proposed design. Here the following Fig 3 illustrate that when we are giving input bit stream of 16 bit,32 bit or 64 bit ,it will gives us the relationship for the number of core used to the delay in thousand nanosecond.
Fig 3 Delay calculation for cross bar type topology
The input to the proposed architecture changes from 16 bit inout,32 bit input and 64 bit input. As we are changing number of cores from one core to four cores respectively the delay time and accordingly speed also changes for the type of cross bar interconnecting topologies as shown in Table 4 . Similarly we have tried to calculate the power delay for all four cores for the input bit stream of 16 bit and 32 bit. As we are changing number of cores from one core to four cores respectively the power in watts increases up till core 3 and if four cores are used it will work with parallism it will reduced the power for 32 bit stream input for both type of cross bar interconnecting topologies as shown in Table 5 below. This power calculation is done by selecting the FPGA of Spartan 3E kit using power analyzer. Also we have tried to calculate area occupied by the proposed architecture of reconfigurable fabric using FPGA. While dumping on the FPGA using Spartan 3E and Spartan 6 kit are selected. This family give the area covered with number of slice register, flip flops, LUTs, IOBs, Maximum number of path covered i.e. wire length. Also we have tried to count the CPU time for processing , Maximum frequency and also memory usage with these FPGA hardware board as shown below in Table 6 .So practically we have implemented the proposed design on software as well as hardware to give the comparison and new idea about implementation of RF for CGRA design. Here we have few application for hashing techniques like verifying the integrity of files or messages, password verification, proof-of-work and also file or data identifier
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VII. Conclusion
In this paper design of reconfigurable fabric of reconfigurable processor CGRA is presented. In particular, it is noted that reconfigurable computing is grown to be a vast discipline and therefore demands 
